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ABSTRACT
Modern graphics processing units (GPUs) are inexpensive commodity hardware that offer
Tflop/s theoretical computing capacity. GPUs are well suited to many compute-intensive tasks
including digital signal processing.
We describe the implementation and performance of a GPU-based digital correlator for radio
astronomy. The correlator is implemented using the NVIDIA CUDA development environment.
We evaluate three design options on two generations of NVIDIA hardware. The different designs
utilize the internal registers, shared memory and multiprocessors in different ways. We find that
optimal performance is achieved with the design that minimizes global memory reads on recent
generations of hardware.
The GPU-based correlator outperforms a single-threaded CPU equivalent by a factor of 60 for
a 32 antenna array, and runs on commodity PC hardware. The extra compute capability provided
by the GPU maximises the correlation capability of a PC while retaining the fast development
time associated with using standard hardware, networking and programming languages. In this
way, a GPU-based correlation system represents a middle ground in design space between high
performance, custom built hardware and pure CPU-based software correlation.
The correlator was deployed at the Murchison Widefield Array 32 antenna prototype system
where it ran in real-time for extended periods. We briefly describe the data capture, streaming
and correlation system for the prototype array.
Subject headings: Astronomical Instrumentation, Astronomical Techniques
1. Introduction
The use of interferometric techniques in radio
astronomy allow astronomers to achieve extraor-
dinary angular resolution without having to build
large monolithic antennas. Interferometric radio
telescope arrays create a virtual antenna of large
1Current address: Curtin Institute of Radio Astronomy.
GPO Box U1987, Perth WA 6845. Australia.
diameter by placing many relatively small anten-
nas over a large area (anywhere from 100s of me-
ters to 1000s of kilometers).
Interferometric radio telescopes work by corre-
lating the signals between antennas in the array to
form complex-valued correlation products, or ‘vis-
ibilities’, which are accumulated over a short time
then stored for subsequent calibration and image
processing. The visibilities are discrete samples of
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the Fourier transform of the sky intensity as seen
by each antenna in the array. An image of the
sky can be made by placing the calibrated visi-
bilities onto a grid, Fourier transforming the grid
then deconvolving the resulting image. More de-
tails of the fundamentals of radio interferometry
can be found in one of the many texts on the sub-
ject (e.g. Thompson et al. 2001).
The Murchison Widefield Array (MWA) is a
new low-frequency radio telescope that is currently
under construction at the Murchison Radio Ob-
servatory in Western Australia. The full array
will consist of 512 antennas spread over approxi-
mately 1km. The array has some ambitious sci-
ence goals including measurement of the power
spectrum from the Epoch of Reionization (EoR)
in the early universe, measurement of properties
of the heliosphere and discovery and monitoring of
transient and variable radio sources (Salah et al.
2005; Bowman et al. 2006).
During 2008, a 32 antenna prototype system
was deployed in Western Australia. The full MWA
will have a dedicated hardware correlator, however
to enable interferometry for the prototype system
in real-time, a GPU-based software correlator was
developed.
In this paper, we describe the GPU-based soft-
ware correlation system that was deployed with
the 32 antenna prototype of the MWA. In §2 we
provide a brief overview of the requirements for
radio telescope array correlators. We describe the
prototype system and the data capture hardware
in §3. In §4, we review the basic design require-
ments and issues for an FX correlator system on a
GPU. In §5, we list the performance of the GPU
correlator for the prototype system and compare
to a conventional CPU-based correlator. In §6 we
discuss the performance of the correlator designs
in terms of the theoretical peak performance and
their utilisation of GPU resources. We also dis-
cuss some potential applications for similar signal
processing tasks in radio astronomy.
2. Correlators
Radio telescope correlators form visibilities
from Nyquist-sampled band-limited signals re-
ceived from each antenna. Signals from all an-
tenna pair combinations are correlated and inte-
grated over some time, each forming a complex-
valued correlation coefficient, or visibility.
For a correlator with NI input signals there are
NI(NI − 1)/2 cross-correlation products (between
different input signals) and NI auto-correlation
products, which is the correlation of a signal with
itself. The total number of correlation prod-
ucts for NI inputs, including auto-correlations, is
NI(NI + 1)/2.
All modern correlators used in radio astronomy
are digital. Once a band-limited signal is digitized,
correlation becomes a signal processing problem
and there is some flexibility in the choice of hard-
ware and software that performs the task. Histor-
ically, large radio telescope facilities have custom-
built hardware correlators based on ASICs or FP-
GAs. More recently, software based correlation
systems built on clusters of commodity comput-
ers have been used for modest bandwidth applica-
tions, e.g. at the GMRT (Roy et al. 2008), or for
processing of VLBI data (Deller et al. 2007). Such
systems offer the benefits of using commodity com-
puting hardware, networking and high-level pro-
gramming languages.
Astronomers also often implement a spectrom-
eter within the correlator to study the details of
the spectrum contained within the sampled band.
In the MWA application, fine frequency resolution
is required for the implementation of delay and
phase calibration of the array, as discussed below.
The correlator is therefore required to divide the
input bandwidth into consecutive sub-bands, or
frequency ‘channels’, and form the correlation be-
tween inputs for each channel.
Software correlation systems are well suited
to the so-called ‘FX’ correlator design. Concep-
tually, an FX correlator takes batches of sam-
ples from two antennas, Fourier transforms (‘F’)
the signals into a frequency spectrum then then
does a channel-by-channel multiplication (‘X’) of
the first spectrum with the complex conjugate of
the second to form the correlation product, the
complex-valued cross-power spectrum. The re-
sults of the cross-multiplications are accumulated
for each baseline. The samples input to the cor-
relator may be real or complex depending on the
data capture system and any pre-processing. For
real-valued samples, 2NC samples are transformed
into NC + 1 spectral channels, including the DC
term. For complex valued samples, NC samples
are transformed into NC spectral channels. As
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noted later, the MWA receiving system produces
complex-valued samples, which will be assumed
henceforth.
The cross-multiply is performed for all antenna-
pair combinations, hence the number of operations
in an FX correlator is dominated by the ‘X’ stage
when the number of antennas is large. Specifi-
cally, the number of operations to perform the
FFT is O{log
2
(NC)} per sample, which is effec-
tively constant, whereas the number of operations
to perform the cross-multiply is O{NI} per sam-
ple. Since the number of samples to process per
second scales as NI × B where B is the band-
width of the data, an FX correlator must perform
O{BNI(NI + const)} operations per second.
Many correlators are also required to apply a
delay to the inputs from the antennas to com-
pensate for the geometric delay between anten-
nas. The delay depends on the direction on the
sky that the telescope is pointing, which can add
significant additional complexity at the input to
the correlator. For the MWA, the delay correction
is applied post correlation as a phase correction
without loss of sensitivity. This can be done be-
cause the MWA’s baselines are short enough and
the correlated spectral resolution is fine enough
that the phase gradient within a channel due to
geometric delay is negligible. This simplifies the
requirements of the correlator.
3. The MWA 32 antenna prototype
The MWA prototype consists of 32 antennas
placed in an approximate Reuleaux triangle con-
figuration with maximum separation between an-
tennas approximately 350 meters. Each antenna
comprises 16 dual linear polarization dipoles op-
erating as a phased array. The signals from the
dipoles are combined in an analog beamformer,
that electronically steers the antennas to the de-
sired pointing direction by applying the appropri-
ate delay to each dipole. Each produces one analog
signal for each polarization.
Signals from groups of eight antennas are fed
into a receiver node. The receiver performs several
tasks, including band-limiting and adjusting the
power levels of the signals (Lonsdale et al. 2009).
The receivers internally use a polyphase filterbank
to create 256 output channels, covering the fre-
quency spectrum between 1.28 MHz and 327.68
MHz, each having 1.28 MHz bandwidth. Com-
plex valued samples from each of these channels
are produced at 1.28 Msamples/second, which is
the Nyquist rate for a 1.28 MHz band. In the
prototype system, one channel is input to the cor-
relator.
For the prototype, there are four ‘receiver’
units, each servicing eight antennas. Each receiver
feeds data to a PC-based data capture and record-
ing system (Ritakari & Mujunen 2002). The re-
ceivers are locked to a common 655.36 MHz clock
so that samples recorded on each data capture PC
are from the same instant, preserving interfero-
metric phase across the array. The recorded sam-
ples are represented by 5 bits each for the real and
imaginary part of the number in two’s-complement
format. For convenience in the prototyping effort,
these 10-bit samples were stored as 16-bit words.
The format of the recorded data is in groups of 17
2-byte words, consisting of a marker/counter word
followed by 16 data words, one for each input to
the receiver (8 antennas × 2 polarizations). The
net data rate per capture PC is 43.52 MB/s.
Although the data recording systems are run-
ning on independent PCs, the captured samples
are explicitly synchronized by the common clock in
the receivers. A relatively simple data aggregation
system is used to stream the data to a common
PC with a GPU for correlation. This aggregation
system is not synchronized; it merely needs to pre-
serve the number and ordering of samples, which is
achieved using standard TCP/IP networking. The
aggregation system removes the marker words and
interleaves the four streams so that the 64 samples
for the same time instant are grouped together for
input to the correlator.
4. GPU correlator design
We implemented the correlator using NVIDIA
GPU hardware and CUDA1 programming envi-
ronment. There are three basic steps in the corre-
lation process:
1- unpacking a block of data, which involves re-
ordering samples as discussed below,
2- Fourier transforming into frequency space, and
3- performing the cross-multiplication of spectra
and adding the results into accumulators. The
1http://nvidia.com/cuda
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Fig. 1.— Basic design for an FX correlator with complex input samples. A batch ofNC×NI samples, ordered
by time, is reordered into NI blocks of NC samples for FFT. Correlation products are formed by multiplying
one spectrum with the conjugate of another, including auto-correlations. The resulting correlations are
added into accumulators. After a specified time, usually a few seconds depending on the requirements of
the astronomer, the accumulators are read and divided by the number of times they were updated, to form
a time-averaged correlation product. They are then reset for the next time interval.
correlator is configured to receive input streams
from NI inputs (where here NI = 64 = 2 po-
larizations × 32 antennas), and form correlation
products with NC spectral channels. The basic
data flow is shown in Fig. 1.
Code in CUDA is written in C, with some
language-specific extensions. Optimal use of a
GPU requires some understanding of how the
GPU operates at a relatively low level and for the
software design to exploit multi-threaded SIMD-
like hardware. We briefly review the most impor-
tant concepts here.
Code on an NVIDIA GPU is executed by one
of many parallel multiprocessors, each of which
contains eight compute cores. A multiprocessor
runs code in blocks of threads, each thread ideally
executes the same instructions on different data.
GPUs have global memory and registers, simi-
lar to conventional computers. Registers are fast
to access but are only available within a thread.
Global memory can be accessed by all threads but
has high latency and there is no cache for general
global memory. Some data may also be shared be-
tween the threads through the use of shared mem-
ory. GPU shared memory does not have an ana-
log on conventional CPUs. It is like a register that
can be accessed by a small group of threads. Ac-
cessing shared memory is much faster than global
memory. The GPU also has a small amount of
read-only constant memory which is cached and
fast to access.
There are four main design considerations for
efficient use of the GPU:
1- Coalesced global memory access. If consecutive
threads in a thread block access consecutive lo-
cations in global memory, the memory operation
will be coalesced into a single operation by the
GPU memory management hardware. Using non-
coalesced operations can have a significant perfor-
mance penalty.
2- Using shared memory to reduce global mem-
ory operations. Data that can be shared between
threads need only be read once from global mem-
ory then is accessible to a group of threads through
shared memory.
3- Register and shared memory use. The total
number of registers and shared memory required
by a thread dictates how many blocks of threads
can be run concurrently on the GPU. The fraction
of the GPU compute resources actually used is the
‘occupancy’.
4- Thread serialization. Designs that use shared
memory to reduce global memory access may re-
quire forced synchronisation points in the code to
guarantee all required data have been loaded be-
fore continuing. This synchronisation can force
groups of threads to wait, which reduces the effi-
ciency of parallel processing.
Unpacking the data requires taking a block of
NI ×NC complex samples which are ordered with
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input varying most quickly, converting to floating-
point format and putting the samples into NI ar-
rays of length NC , with channel number varying
most quickly (Fig 1, left two columns). With the
exception of converting to floating-point, this is
equivalent to a matrix transpose for the block of
samples. This will force non-coalesced memory
reads, although as we note later, the unpacking
operation is a small fraction of the total process-
ing time for the MWA prototype application even
when using non-coalesced operations.
The second step is performed by the built-in
FFT library in CUDA. For the complex valued
samples of the MWA, the FFT is NC channels in
input and output (second and third columns of
Fig. 1). This results in coalesced memory op-
erations for power-of-two transforms. The cor-
relator also supports real-valued input samples.
For real valued samples, 2NC samples are trans-
formed into NC+1 channels. To avoid having odd-
sized array lengths for real-valued data and the
associated memory coalescence problems, we also
use complex-to-complex transform of size 2NC for
real-valued samples and ignore the redundant half
of the result.
The third step performs the cross-multiplication
and accumulation (CMAC). The correlation prod-
ucts for a given frequency channel can be repre-
sented in a matrix of size NI ×NI formed by the
outer product of a vector with its complex conju-
gate as shown in Fig 2. The vector contains the
samples (in frequency space) for all inputs in a
channel for a single time instant.
Harris et al. (2008) (hereafter HHS08) exam-
ined various design options for optimizing GPU
performance for the correlation task. Here, we
evaluate three design options on two generations of
hardware. Two of our designs are very similar to
the ‘pair parallel’ and ‘group parallel’ approaches
in HHS08, and we reuse the names. A third de-
sign, not considered in HHS08, we call the ‘hybrid
group’ because its design has elements of the first
two.
The pair parallel (PP) approach is conceptu-
ally the simplest. NI(NI + 1)/2 blocks of threads
are created, with NC threads in each block. Each
thread is independent of all others and computes
a single correlation product for a single channel
and adds it into an accumulator. Hence a block
of threads computes all channels for one correla-
NI
NI
j
i
channels
1
1
Fig. 2.— Correlation products can be represented
by the outer product of a vector with its complex
conjugate to form a matrix. Elements in the vector
are samples from each input in frequency space for
a frequency channel. Auto-correlations are formed
along the diagonal with redundant copies of the
cross-correlation products in the top and bottom
halves. The products are formed independently
for each frequency channel.
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tion product. For a large number of frequency
channels, it is straightforward to divide NC into
chunks that optimise the GPU occupancy (e.g.
128 channels) by creating NI(NI +1)/2×NC/128
thread blocks. This approach does not use shared
memory. Each correlation product requires two
reads from global memory per channel and re-
quires one accumulator per thread. Our pair par-
allel design differs from HHS08 only in the number
of thread blocks created. Instead of creating N2
I
threads per channel and using a condition to test
for the redundant combinations, our design creates
NI(NI + 1)/2 thread blocks. This design requires
the threads to decode which input pair they corre-
spond to. Instead of using expensive modulo op-
erations to decode the input pair, we pre-compute
a lookup table for this task and load it into the
GPU constant memory, which is cached and fast
to access in our application because all threads in
a thread block are reading the same data from the
constant memory.
The group parallel (GP) approach aims to min-
imise the reads from global memory by sharing
common data between a small group of threads,
where G is the size of the group. Each block of
threads runs 128/G (where G = 2 or 4) channels in
the frequency direction andG inputs in the i direc-
tion. A total of (NI/G)(NI/G+1)/2×NCG/128
thread blocks are created, with redundant input
pairs doing no work. Each thread loads one value
from the i axis, which is shared, then loads one
value from the j axis which is not shared. The
thread then calculates the G products along the i
axis and adds them to accumulators. This ap-
proach uses one complex number (8 bytes) of
shared memory per thread and G accumulators
per thread. The design makes 2G reads from
global memory to calculate G2 products. Because
data are shared between threads, synchronisation
is required.
The hybrid group (HG) approach aims to use
shared memory to reduce the total number of
global memory reads while maximising occupancy
and avoiding thread synchronisation. In this ap-
proach, NI ×NI/G (G=2 or 4) thread blocks are
created, including a redundant half of the corre-
lation matrix. Thread blocks for the redundant
half do no work and exit. Each thread loads the
value from the i axis into shared memory, then
loads G successive values from the j axis to cal-
culate G correlation products. G+1 reads are re-
quired to calculate G products. Because data are
not shared between threads, there is no need for
thread synchronisation. This design simply uses
shared memory as additional register space.
In all designs, consecutive threads process con-
secutive channels so all memory operations are co-
alesced. Additionally, all designs transfer and pro-
cess large batches of data per call to the GPU.
This has the benefit that the correlation products
can be accumulated in registers, thereby reducing
the total number of fetch-add-store global memory
accesses, and by reducing the overhead of making
the GPU calls.
For the designs that use shared memory, the
choice of G = 2 or 4 is pragmatic. G must divide
evenly into NI hence G must be even for our sys-
tem. For G > 4, the designs require an increased
number of registers that significantly reduces the
GPU occupancy.
5. Performance
The performance of the designs was tested on
three different NVIDIA GPUs, representing two
generations of hardware with different capabilities,
as shown in Table 1.
As noted in §4, the performance of the correla-
tor will be mostly determined by the use of global
memory, occupancy and thread synchronisation.
Table 2 shows the execution configuration of the
GPU CMAC kernels and the multiprocessor oc-
cupancy for the different designs on the different
hardware. The occupancy is a discontinuous func-
tion of number of registers used, the amount of
shared memory used and the number of threads
in a thread block. The additional registers avail-
able in the C1060 means that multiprocessors are
fully occupied for all but the HG (G = 4) design.
Table 1: GPU models used for performance testing.
GPU model MPa Regb BWc
GeForce 8800GTS 12 8192 64
GeForce 8800GTX 16 8192 86.4
Tesla C1060 30 16384 102
aMP = number of multiprocessors on that model.
bReg = the number of 32-bit registers available per thread block.
cBW = the nominal bandwidth to GPU global memory (GB/s).
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Table 2: Execution configuration for different CMAC designs and occupancy for the different model GPUs.
Occupancy
Design Grid size TB size N Regs ShMem 8800 C1060
PP NI(NI + 1)/2 128 12 88 5/6 1
GP (G = 2) 2×NI/2(NI/2 + 1)/2 64× 2 14 1120 2/3 1
GP (G = 4) 4×NI/4(NI/4 + 1)/2 32× 4 16 1120 2/3 1
HG (G = 2) NI ×NI/2 128 15 1120 2/3 1
HG (G = 4) NI ×NI/4 128 20 1120 1/2 3/4
Note.—All designs generate 128 frequency channels. PP = pair parallel, GP = group parallel, HG = hybrid group. Columns
2 and 3 show the number of thread blocks (TB) created and the dimensions of each thread block. Columns 4 and 5 show the
number of registers used per thread and the total amount of shared memory (bytes) used in a thread block. Columns 6 and 7
show the occupancy of each multiprocessor on the different generations of hardware. The 8800GTS and 8800GTX are the same
generation hardware, so have the same occupancy.
Real-time data processing for the MWA 32 an-
tenna system requires processing data from 4 re-
ceivers with 1.28MHz bandwidth. Each receiver
streams data at a rate of 40.96 MB/s (1.28MHz *
8 antennas * 2 polarizations * 2 bytes/sample), so
the total data rate into the correlator is 163.84
MB/s. We also implemented a “1-byte” mode
where the data samples were reduced from 2-byte
words to a single byte, at the cost of 1 bit of preci-
sion in the real and imaginary parts of the sample.
The 1-byte mode halves the correlator input vol-
ume, and reduces the total amount of global mem-
ory reads in the unpack phase, but otherwise does
not change the amount of work the GPU must do
for the FFT and CMAC.
The system was configured to correlate 128
spectral channels, therefore 16384 bytes (64 inputs
*128 channels *2 bytes/sample) are required per
unpack-FFT-CMAC cycle. The data were trans-
ferred to the GPU and processed in batches of
32 ∗ 16384 bytes to reduce the effect of overhead
incurred when transferring data or executing tasks
on the GPU. We found that for batch sizes greater
than around 20, the total time taken to run the
correlator did not improve, indicating that the
transfer/execution overhead for such large batches
was negligible.
For testing and performance comparison we
also implemented a single-threaded CPU version
of the correlator. The CPU version of the code is
written in C using single precision floating point
types and uses the FFTW v3 library. It was
compiled with standard compiler optimization set-
tings. The correlators were run on a workstation
running 64-bit CentOS 5 with CUDA v2.1. The
workstation contains a dual-core AMD Opteron
2.2GHz processor, 2GB RAM, and a Tyan S2925
motherboard.
Table 3 shows the amount of time spent in each
section of the code when processing one second of
data for the MWA prototype using 2-byte sam-
ples. As expected, the majority of the time is in
the CMAC operation. The CPU-based code runs
over 20 times slower than real-time whereas the
GPUs complete all tasks in real-time or better. By
transferring data to the GPU in large batches, the
transfer rate approached 3 GB/s including over-
head, which is close to the peak theoretical per-
formance of 4 GB/s for the 16-lane PCI express
v1.0 bus on the motherboard.
The GPU correlation system was deployed on
site during an engineering test run in November
2008. The system was configured to stream 1-byte
data from the four data capture PCs to a fifth,
equipped with GPU, via standard gigabit ether-
net.
The telescope was configured to track astro-
nomical sources for 5 minute intervals, then to
change frequency and/or source. This required the
correlator to run in real-time for 5 minutes contin-
uously with short breaks between. The real-time
system performed as expected, with successful cor-
relation on several known strong radio sources at
several frequencies including the Sun. Interfero-
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Table 3: Breakdown of the fraction of time spent on the main tasks in the correlator to process one second of data
for the MWA 32 antenna system (64 inputs, 1.28MHz complex samples, 128 frequency channels).
Task time (ms)
Unpack data - CPUa 1267
FFT - CPU 1840
CMAC - CPU 20950
Stage data in host memoryb 117
Transfer data to GPU 57
8800GTS 8800GTX C1060
Unpack data 70 51 53
FFT 141 92 53
CMAC - PP 906 640 494
CMAC - GP G = 2 635 432 268
CMAC - GP G = 4 519 343 185
CMAC - HG G = 2 785 565 393
CMAC - HG G = 4 675 487 340
aUnpacking on the CPU version includes reading the data.
bData staging on the host PC is performed while the CMAC operation for the previous batch of data is running on the GPU,
so does not contribute to total time.
Fig. 3.— Example raw (uncalibrated) interferometric fringes from observing the Sun for 5 minutes at 230
MHz. Only some baselines are shown. Clear interferometric fringes are visible as time varying phase. The
top row contains relatively short baselines ranging from 50 to 100 meters, the bottom row contains relatively
long baselines between 250 and 300 meters. The rate of change of visibility phase depends on the baseline
length and orientation.
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metric fringes from the Sun in two polarisations
(XX and YY) at 230MHz for some example base-
lines are shown in Fig. 3.
6. Discussion
Commodity hardware allows data to be streamed
at ∼ 0.8 Gb/s using standard gigabit ethernet. It
is common in radio astronomy for samples to be
represented by as few as 2 bits, hence commodity
PCs can receive continuous streams with hundreds
of Msamples/sec. Recall that to FFT the data,
O{log
2
(NC)} operations are required per sample
and O{NI} are required to cross-multiply, where
an operation is a complex multiply and add in
both cases. If data are streamed at hundreds
of Msamples/sec, a single thread on a GHz-class
CPU can perform only ∼ 10 operations per sam-
ple unless SIMD instructions are used. For arrays
with many antennas, the CMAC task requires
too many operations per sample for a single CPU
thread. The work must be accomplished via a
multi-threaded program in an SMP machine or by
offloading the work to another device such as a
GPU. For the CMAC task, GPUs are well suited
due to the high arithmetic intensity per sample.
An additional benefit of performing the soft-
ware correlation task on the GPU is that the cor-
relator itself creates only a small load on the host
PC. This is important because the data aggrega-
tion task accepts streamed data from two gigabit
ethernet ports at 81.92 Msamples/sec (total). The
relatively simple task of aggregation still requires
several operations (reads and copies) per sample,
resulting in significant load on the host system just
to prepare the data for correlation.
To form the correlation products in real-time,
the GPUmust execute BNI(NI+1)/2 CMACs per
second, where B is the bandwidth of data. This
involves fetching ǫ×4BNI(NI +1) bytes/sec from
global memory (single precision complex floating
point data) where ǫ is the aggregate number of
global memory reads per channel per product and
is 2, 1.5, 1.25, 1, 0.5 for the PP, HG G = 2, HG
G = 4, GP G = 2 and GP G = 4 designs re-
spectively. If the computation is memory band-
width limited and M is the throughput of the
GPU global memory, the maximum theoretical
signal bandwidth that the GPU can support is
B =M/(4ǫNI(NI +1)) for the CMAC operation.
HHS08 reported best performance with the
group parallel design with G = 4 running on an
8800GTS. We confirm this result on all three of
the GPUs that were tested. Because all designs
perform virtually the same amount of arithmetic
(there will be small differences due to array index-
ing calculations, loop control and redundant prod-
uct calculations), we can deduce where the bot-
tlenecks exist by comparing the execution times
among designs.
Table 4 shows the actual and theoretical band-
width for the CMAC operation that can be pro-
cessed by the different GPUs for a 64 input system,
assuming the computation is memory bandwidth
limited, for the different correlator designs. The
actual performance is calculated using the execu-
tion times from Table 3, and therefore includes
all the overhead of making the call to the GPU
from the host system and within the GPU itself,
but does not include the cost of transferring, un-
packing or FFTing the data. The designs that
access global memory the least have the greatest
theoretical bandwidth. The numbers in parenthe-
ses are the ratio of actual/theoretical signal band-
width, expressed as a percentage, and represent
how much time each design spends in global mem-
ory access operations. A small number indicates
that the GPU is spending time not waiting for
global memory, which means that it is doing arith-
metic and hence is being efficiently utilized.
The execution time of the PP design in Table
4 is close to the theoretical performance. This in-
dicates that the basic PP design is memory band-
width limited, with 2 global memory fetches per
complex multiply and add, despite having the
highest occupancy. By reducing the total load on
global memory, the HG and GP designs run sig-
nificantly faster than the PP design.
The HG G = 4 and GP G = 2 designs have
a similar load on global memory with 5/4 and 1
fetches per CMAC respectively. The small frac-
tional improvement in execution time and lower
performance relative to peak of the GP G = 2,
between the two designs on the 8800 models, does
not match the naive estimate of potential improve-
ment from memory bandwidth alone. This indi-
cates that thread synchronisation is forcing the
multiprocessors to wait on the 8800 models, off-
setting the reduced memory usage and increased
multiprocessor occupancy of the GP design. On
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Table 4: Actual/theoretical signal bandwidth (MHz) that can be processed by different correlator designs
GPU model PP HG G = 2 HG G = 4 GP G = 2 GP G = 4
GeForce 8800GTS 1.4/1.9 (73%) 1.6/2.6 (64%) 1.9/3.1 (62%) 2.0/3.8 (52%) 2.5/7.7 (32%)
GeForce 8800GTX 2.0/2.6 (77%) 2.3/3.4 (65%) 2.6/4.2 (63%) 3.0/6.1 (57%) 3.7/10 (36%)
Tesla C1060 2.6/3.1 (85%) 3.3/4.1 (80%) 3.8/4.9 (77%) 4.8/6.1 (78%) 6.9/12 (56%)
Note.—This is for a 64 input system, assuming the operation is memory bandwidth limited. The numbers in parentheses
show the fraction of theoretical performance that was achieved.
the C1060, however, the bottleneck appears to be
eliminated with the HG G = 4 and GP G = 2 de-
signs running at almost the same fraction of the-
oretical peak.
The low memory throughput compared to the-
oretical for the GP G = 4 design indicates that the
CMAC operation is no longer limited by memory
bandwidth and is therefore spending much of the
time performing the arithmetic. We conclude that
this design is using the GPU processing resources
optimally.
6.1. Further work
As a signal processing device, GPUs compare
favorably to custom-built hardware both from the
processing power and development time perspec-
tive. The development is more like traditional
software engineering, with a C-like programming
language, while the performance is more like cus-
tom hardware. There are limitations to the scal-
ability of the correlator, however. The amount
of work the correlator must perform per time in-
terval scales as BNI(NI + 1)/2. The N
2
I
scaling
with inputs is the limiting factor for radio arrays
with large numbers of antennas. For a given band-
width, all of the CMAC work could in principle be
divided over several GPUs. Such a setup would re-
quire all of the input data to be streamed to all
GPUs and for all GPUs to do all FFTs. Then the
CMAC would be divided between GPUs. Given
the speed of modern PCI-express buses relative to
gigabit ethernet, this scheme would probably be
limited by the number of GPUs that can be at-
tached to a single host.
A potential improvement to the GPU correla-
tor would be to use a polyphase filterbank (PFB)
instead of an FFT when forming the spectra from
the time-series data. FFTs have poor performance
for narrowband signals that do not fall exactly in
the center of a spectral channel, the resulting sig-
nal power is spread over several adjacent channels.
This spectral leakage is undesirable for high signal-
to-noise or high-precision experiments. Using a
PFB can greatly reduce spectral leakage, with the
extra cost coming in the unpack stage of the cor-
relator.
7. Conclusions
We have evaluated several designs for a GPU-
based radio astronomy correlator system using
NVIDIA’s hardware and CUDA programming en-
vironment. The designs were compared for the
MWA’s 32 antenna prototype system which must
correlate 64 data streams of 1.28MHz bandwidth
into 128 spectral channels in real-time.
We found the group parallel design, which uses
the GPU shared memory to minimise the amount
of global memory reads, was the optimal solution
on three different models of GPU hardware. Run-
ning on the current generation C1060 hardware,
the GPU correlator runs approximately 68 times
faster than a single-threaded CPU equivalent and
leaves the host system resources free to perform
the necessary streaming of data
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